

Preliminary Technical Data

ADG701/702

FEATURES

+1.8V to +5.5V Single Supply

1Ω On Resistance

Low On-Resistance Flatness

Bandwidth 100MHz

Rail to Rail Operation

Very Low Distortion

6-lead SOT-23

8-lead μSOIC Packages

Fast Switching Times

t_{ON} 20 ns

t_{OFF} 10 ns

Low Power Consumption (1μW)

TTL/CMOS Compatible

APPLICATIONS

Battery Powered Systems

Communication Systems

Sample Hold Systems

Audio Signal Routing

Video

Mechanical Reed Relay Replacement

A.T.E



GENERAL DESCRIPTION

The ADG701/702 are monolithic CMOS SPST switches. These switches are designed on an advanced sub-micron process which provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.

The ADG701/702 can operate from a single +1.8V to +5.5V supply making it ideal for use in battery powered instruments, and with the new generation of DACs and ADCs from Analog Devices.

Each switch conducts equally well in both directions when ON.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

1. +2V/+3V/+5V Single Supply Operation. The ADG701/702 offer high performance, including low on resistance and fast switching times and is fully specified and guaranteed with +3V and +5V supply rails.
2. Low R_{ON} (4Ω max, 1Ω typ).
3. Bandwidth 100MHz
4. Low power dissipation
CMOS construction ensures low power dissipation.
5. Fast T_{ON}/T_{OFF}
6. Tiny 6-lead SOT-23 and 8-lead μSOIC.

Preliminary Technical Data

ADG701/702—SPECIFICATIONS¹

($V_{DD} = 5V \pm 10\%$, $GND = 0V$. All specifications $-40^\circ C$ to $+85^\circ C$, unless otherwise noted.)

ADG701/702

Parameter	B Version +25°C -40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH			
Analog Signal Range			
On-Resistance (R_{ON})	1	0 V to V_{DD} 1.5 2.5	Ω typ Ω max
On-Resistance Match Between Channels (ΔR_{ON})		1.0	Ω typ Ω max
On-Resistance Flatness ($R_{FLAT(ON)}$)		1.0	Ω max
LEAKAGE CURRENTS			TBD
Source OFF Leakage I_S (OFF)		2.0	nA typ nA max
Drain OFF Leakage I_D (OFF)		2.0	nA typ nA max
Channel ON Leakage I_D , I_S (ON)		4.0	nA typ nA max
DIGITAL INPUTS			
Input High Voltage, V_{INH}		2.4	V min
Input Low Voltage, V_{INL}		0.8	V max
Input Current I_{INL} or I_{INH}	0.005	± 0.5	μA typ μA max
DYNAMIC CHARACTERISTICS ²			TBD
t_{ON}		20	ns max
t_{OFF}		10	ns max
Charge Injection	10		pC typ
Bandwidth -3 dB	100		MHz typ
Bandwidth ± 0.1 dB	TBD		MHz typ
Off Isolation	80		dB typ
C_S (OFF)	TBD		pF typ
C_D (OFF)	TBD		pF typ
C_D , C_S (ON)	TBD		pF typ
POWER REQUIREMENTS			
I_{DD}	0.0001	0.5	μA typ μA max

NOTES

¹Temperature ranges are as follows: B Versions: $-40^\circ C$ to $+85^\circ C$.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Preliminary Technical Data

ADG701/702

ADG701/702—SPECIFICATIONS

¹($V_{DD} = 2.7V$ to $3.6V$, $GND = 0V$. All specifications $-40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.)

Parameter	B Version $-40^{\circ}C$ to $+25^{\circ}C$ $+85^{\circ}C$	Units	Test Conditions/Comments
ANALOG SWITCH			
Analog Signal Range	0 V to V_{DD}		V
On-Resistance (R_{ON})	2 3 4	Ω typ Ω max	$V_S = 0V$ to 3V
On-Resistance Match Between Channels (ΔR_{ON})	1.0	Ω typ Ω max	
On-Resistance Flatness ($R_{FLAT(ON)}$)	2.0	Ω max	Ω typ
LEAKAGE CURRENTS			TBD
Source OFF Leakage I_S (OFF)	2.0	nA typ nA max	
Drain OFF Leakage I_D (OFF)	2.0	nA typ nA max	
Channel ON Leakage I_D , I_S (ON)	4.0	nA typ nA max	
DIGITAL INPUTS			
Input High Voltage, V_{INH}	2.0	V min	
Input Low Voltage, V_{INL}	0.4	V max	
Input Current I_{INL} or I_{INH}	0.005 ± 0.5	μA typ μA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS ²			TBD
t_{ON}	30	ns max	
t_{OFF}	15	ns max	
Charge Injection	5	pC typ	
Bandwidth -3dB	110	MHz typ	
Bandwidth ± 0.1 dB	TBD	MHz typ	
Off Isolation	80	dB typ	
C_S (OFF)	TBD	pF typ	
C_D (OFF)	TBD	pF typ	
C_D , C_S (ON)	TBD	pF typ	
POWER REQUIREMENTS			
I_{DD}	0.0001 0.5	μA typ μA max	$V_{DD} = +3V$ Digital Inputs = 0 V or 3 V


NOTES

¹Temperature ranges are as follows: B Versions: $-40^{\circ}C$ to $+85^{\circ}C$.


²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

PIN CONFIGURATION (MICRO SOIC)



PIN CONFIGURATION (SOT-23)



ABSOLUTE MAXIMUM RATINGS¹

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to GND -0.3 V to +7 V

Analog, Digital Inputs² -0.3 V to V_{DD} +0.3 V or
30 mA, Whichever Occurs First

(Pulsed at 1 ms, 10% Duty Cycle max)

Operating Temperature Range

Industrial (B Version) -40°C to +85°C

Storage Temperature Range -65°C to +150°C

Junction Temperature +150°C

MicroSOIC Package, Power Dissipation 450 mW

θ_{JA} Thermal Impedance 206°C/W

θ_{JC} Thermal Impedance 44°C/W

Lead Temperature, Soldering

Vapor Phase (60 sec) +215°C

Infrared (15 sec) +220°C

SOT-23 Package, Power Dissipation TBD mW

θ_{JA} Thermal Impedance 229.6°C/W

θ_{JC} Thermal Impedance 91.99°C/W

Lead Temperature, Soldering

Vapor Phase (60 sec) +215°C

Infrared (15 sec) +220°C

ESD 2kV

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE

Model ¹	Temperature Range	Package Option ¹
ADG701BRT	-40°C to +85°C	RT-6
ADG702BRT	-40°C to +85°C	RT-6
ADG701BRM	-40°C to +85°C	RM-8
ADG702BRM	-40°C to +85°C	RM-8

NOTES

¹RT = SOT-23; RM = microSOIC.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG701/702 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


TERMINOLOGY

V_{DD}	Most positive power supply potential.	C_D (OFF)	“OFF” switch drain capacitance.
GND	Ground (0 V) reference.	C_D, C_S (ON)	“ON” switch capacitance.
S	Source terminal. May be an input or output.	t_{ON}	Delay between applying the digital control input and the output switching on. See test circuit 4.
D	Drain terminal. May be an input or output.	t_{OFF}	Delay between applying the digital control input and the output switching off.
IN	Logic control input.	Off Isolation	A measure of unwanted signal coupling through an “OFF” switch.
R_{ON}	Ohmic resistance between D and S.	Charge	A measure of the glitch impulse transferred
ΔR_{ON}	On resistance match between any two channels i.e. $R_{ONmax} - R_{ONmin}$.	Injection	from the digital input to the analog output during switching.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.		
I_S (OFF)	Source leakage current with the switch “OFF.”		
I_D (OFF)	Drain leakage current with the switch “OFF.”		
I_D, I_S (ON)	Channel leakage current with the switch “ON.”		
V_D (V_S)	Analog voltage on terminals D, S.		
C_S (OFF)	“OFF” switch source capacitance.		

MECHANICAL INFORMATION

Dimensions are shown in inches and (mm).

8-Pin microSOIC (RM-8)



6-Pin SOT23 (RT-6)

